We report a IrO 2 -HfAlO-AlN-SiO 2 -Si MONOS device that displays excellent characteristics in terms of speed ͑100 s at ±13 V for program/erase͒ and memory window ͑3.7 V͒ at 85°C operation. This device also shows good 10-year extrapolated data retention with a large 1.9 V window at 85°C. The achieved performance compares well with the best reported memory device data. © 2006 The Electrochemical Society. ͓DOI: 10.1149/1.2208742͔ All rights reserved. The ͓poly-Si/metal͔-oxide-nitride-oxide-silicon ͑SONOS/ MONOS͒ device 1-6 is a promising nonvolatile memory suitable for downscaling below 20 nm.
The ͓poly-Si/metal͔-oxide-nitride-oxide-silicon ͑SONOS/ MONOS͒ device [1] [2] [3] [4] [5] [6] is a promising nonvolatile memory suitable for downscaling below 20 nm. 2 Discrete quantum traps are used rather than the continuous charge storage in poly-Si floating gate flash memory, which gives better data retention and is useful for 2 bits/cell. The high density and small size of such traps in SONOS/ MONOS may have an advantage over quantum dot memory where the dots are nonuniform and have typical dimensions of ϳ5 to 10 nm. Goals for improving memory device performance include better program/erase ͑P/E͒ speed, memory window, and data retention. A large memory window is important in multilevel data storage, 4 which is beyond the current 2 bits/cell technology. In this paper, we demonstrate an IrO 2 -HfAlO-AlN-SiO 2 -Si MONOS memory device to meet the requirements mentioned above. At an elevated temperature of 85°C, a large memory window of 3.7 V was initially obtained along with a speed of 100 s and ±13 V P/E. The data suggested a 1.9 V window from 10-year extrapolated data retention. Good endurance was evident from the small 0.3 V threshold voltage ͑V th ͒ increase, within a 3.7 V memory window, after 10,000 P/E cycles. Therefore, fast 100 s speed, large memory window, good data retention, and cycling endurance can be simultaneously obtained in the SiO 2 / AlN/HfAlO/IrO 2 memory device. Such excellent device performance is among the best in the literature. [2] [3] [4] The good memory device performance is primarily due to the deeper energy charge trapping in the AlN layer, 7-9 which yields a large memory window and good data retention together with low leakage through the thin 2.8 nm SiO 2 barrier. The fast erase speed, which is the bottleneck for P/E and is much slower than the program speed, is due to the high-property of the AlN ͑ = 10͒ trapping layer [7] [8] [9] and the HfAlO ͑ = 17͒ barrier, which gives higher electric field across the SiO 2 tunnel layer. The high work function of 5.1 eV IrO 2 metal-gate 10 also plays an important role in enabling a fast erase function by reducing the leakage current through the thin HfAlO barrier.
Experimental
We have studied the trapping capability of various high-dielectrics such as Si 3 N 4 and AlN. [7] [8] [9] After device isolation, the 16 nm AlN was deposited by physical vapor deposition ͑PVD͒. For comparison, the capacitor with the same thickness ͑16 nm͒ Si 3 N 4 was also fabricated. A 400°C anneal under N 2 ambient was used to reduce the leakage current via defects. After standard process steps the Al-metal/high-/Si metal-insulator-semiconductor ͑MIS͒ capacitors were formed, shown schematically in Fig. 1a . For the IrO 2 -HfAlO-AlN-SiO 2 -Si MONOS devices ͑Fig. 1b͒, a 2.8 nm thermal SiO 2 was first grown at 850°C in dilute O 2 .Then a 12 nm AlN trapping layer was deposited by PVD, followed by 13 nm HfAlO deposition by atomic layer chemical vapor deposition ͑ALCVD͒, and 50 nm IrO 2 deposition by PVD. 10 After standard processing, the MONOS device was created by self-aligned phosphorous ion implantation and 950°C rapid thermal anneal ͑RTA͒ activation to form the source/drain ͑S/D͒ region of an n-type metal oxide semiconductor field effect transistor ͑n-MOSFET͒. The resulting structure is shown in Fig. 1c . The memory devices were characterized by different P/E times, retention tests, and cycling endurance at 25 or 85°C.
Results and Discussion
Single trapping layer MIS capacitor.- Figures 2 and 3 show the measured capacitance-voltage ͑C-V͒ characteristics of highAlN and Si 3 N 4 MIS capacitors, respectively, after applying +4 or −4 V for 0.1-100 ms. For AlN MIS devices the memory function was obtained from the positive and negative shifts of the C-V curves, corresponding to the different polarities of the applied voltages. The shift of C-V curves saturates as the P/E time is increased Ͼ1 ms, suggesting a 1 ms switching time. A memory window of 0.5 V was obtained at ±4 V P/E for 1 ms, which can be increased using the MONOS structure with additional quantum well ͑QW͒ confinement from the two barriers, as depicted in Fig. 1b .
In contrast, an Al/Si 3 N 4 /Si MIS capacitor, fabricated with the same thermal cycle process as the AlN MIS device, showed only a few millivolt changes in the C-V curves. It is well known that good memory functions can be obtained in Si 3 N 4 MONOS devices through additional programmed charge confinement within the Si 3 N 4 QW formed by two SiO 2 barriers. Therefore the poor memory capability in the single-layer Si 3 N 4 MIS capacitor may be due to the charge leakage out to the metal-gate and Si substrate, after removing the applied voltages. Note that the equivalent oxide thickness ͑EOT͒ of the Si 3 N 4 is larger than for the AlN layer due to the smaller value and capacitance density ͑3.5 fF/m 2 vs 4.5 fF/m 2 for AlN capacitor͒. This suggests that the traps in Si 3 N 4 are either shallower, in energy, or lower in density than those for AlN but are still the most important properties for the trapping layer in a MONOS device. We also measured the retention characteristics of a single-layer AlN MIS capacitor. As shown in Fig. 4 , a good retention time of 10,000 s is shown with a small change in the memory window, after the 1 ms ±4 V P/E. This simple AlN capacitor, fabricated with only a 400°C thermal budget, can be integrated into very large scale integration ͑VLSI͒ as a backend process. The high capacitance density of ϳ5 fF/m 2 is useful for analog/radio frequency ͑r/f͒ applications and is ϳ5 times larger than capacitors currently provided in z E-mail: achin@cc.nctu.edu.tw an integrated circuit ͑IC͒ foundry. The 10 4 s retention time in the high-density AlN capacitors can be used as devices intermediate between static and dynamic RAM.
MONOS memory device.-To increase the memory window and data retention further, a MONOS device structure is required, having additional quantum confinement within high energy barriers as in Fig. 1b . Figure 5 shows the C-V hysteresis characteristics of the MONOS capacitor. A large memory window of 7-9 V was obtained with applied P/E voltages of ±11 to ±13 V. Such a memory window is significantly larger than that of a single-layer AlN MIS device due because V th of an n-MOSFET is only 0.2 V. V th changes almost linearly with increasing program and erase times, although the V th saturates when the erase time reaches 10-100 ms. This is due to the limited charge storage for the initial programming at 13 V for 100 s. The large memory window of 2.3 or 3.7 V appears when the P/E time reaches 100 s at ±12 or ±13 V. This is comparable with the best erase times in the literature, [2] [3] [4] and is important because of the large memory window and low P/E voltage. The operation speed of a nonvolatile Flash memory device is limited by the slow erase time, because programming can be achieved rapidly through the hot-carrier injection with a large current. The fast erase time arises from the high electric field across the thin 2.8 nm tunnel SiO 2 due to the high-HfAlO ͑ = 17͒ and AlN ͑ = 10͒ and the continuity of D ͑ 0 E͒. The fast erase speed is also related to the high work function IrO 2 metal gate and low charge injection over the thin HfAlO barrier. 10 Figure 7 shows the retention behavior of an AlN MONOS device at 85°C. Initially ⌬V th was 3.1 or 3.7 V under 100 s 13 V program and −12 V or −13 V erase, and gave a good 10-year memory window of 1.4 or 1.9 V, respectively, and a decay rate of 120 ͑1-state͒ and only 39 mV/dec ͑0-state͒. The good data retention arises from the ionic-bond-related trapping capabilities of Al-N. [7] [8] [9] The good retention is also due to the fast ͑100 s͒ switching speed; this helps to reduce the stress degradation of the 2.8 nm tunnel oxide which is involved in confining the stored charge in the QW. Table I summarizes the important memory device characteristics. The AlN MONOS device shows a fast erase time, a good 10-year retention memory window at 85°C, and retention decay rates comparable with published data. 2, 3 These excellent device characteristics are due to high trapping abilities of AlN, the high work function IrO 2 gate, and the low voltage drop across the high-HfAlO barrier.
Conclusion
We have demonstrated a novel AlN MONOS memory which uses an IrO 2 metal gate and shows a large initial memory window of 3.7 V at ±13 V and a 100 s P/E time. Extrapolated data suggests good 10-year data retention and only 10% ⌬V th degradation after 10 4 P/E cycles at 85°C.
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